


**Figure 65. Detailed output stage of channel with complementary output (channel 1)**

### 17.5.5 Forced output mode

In output mode (CC/S bits = 00 in the TIM1\_CCMR*i* registers), each output compare signal can be forced to high or low level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal to its active level, write 101 in the OC*M* bits in the corresponding TIM1\_CCMR*i* registers. OC*REF* is forced high (OC*REF* is always active high) and the OC*i* output is forced high or low depending on the CC*P* polarity bits.

For example, if CC*P* = 0 (OC*i* active high) => OC*i* is forced high.

The OC*REF* signal can be forced low by writing the OC*M* bits to 100 in the TIMx\_CCMRx registers.

Nevertheless, the comparison between the TIM1\_CCR*i* shadow registers and the counter is still performed and allows the flag to be set. Interrupt requests can be sent accordingly. This is described in the output compare mode section below.

### 17.5.6 Output compare mode

This function is used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the capture/compare register and the counter:

- Depending on the output compare mode, the corresponding OC*i* output pin:
  - Keeps its level (OC*M* = 000),
  - Is set active (OC*M* = 001),
  - Is set inactive (OC*M* = 010)
  - Toggles (OC*M* = 011)
- A flag is set in the interrupt status register (CC*iF* bits in the TIM1\_SR1 register).
- An interrupt is generated if the corresponding interrupt mask is set (CC*iE* bits in the TIM1\_IER register).

The output compare mode is defined by the OC*M* bits in the TIM1\_CCMR*i* registers. The active or inactive level polarity is defined by the CC*P* bits in the TIM1\_CCER*i* registers.

The TIM1\_CCR*i* registers can be programmed with or without preload registers using the OC*PE* bits in the TIM1\_CCMR*i* registers.

In output compare mode, the UEV has no effect on the OC*REF* and OC*i* output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse.

#### Procedure

1. Select the counter clock (internal, external, or prescaler).
2. Write the desired data in the TIM1\_ARR and TIM1\_CCR*i* registers.
3. Set the CC*IE* bits if an interrupt request is to be generated.
4. Select the output mode as follows:
  - Write OC*M* = 011 to toggle the OC*i* output pin when CNT matches CCR*i*
  - Write OC*PE* = 0 to disable the preload register
  - Write CC*P* = 0 to select active high polarity
  - Write CC*E* = 1 to enable the output
5. Enable the counter by setting the CEN bit in the TIMx\_CR1 register

The TIM1\_CCR*i* registers can be updated at any time by software to control the output waveform, provided that the preload registers are not enabled (OC*PE* = 0). Otherwise, the TIMx\_CCR*i* shadow registers are updated only at the next UEV (see example in [Figure 66](#)).

**Figure 66. Output compare mode, toggle on OC1**

