


Figure 65. Detailed output stage of channel with complementary output (channel 1)



17.5.5 Forced output mode

In output mode ($CC1S$ bits = 00 in the $TIM1_CCMRi$ registers), each output compare signal can be forced to high or low level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal to its active level, write 101 in the $OC1M$ bits in the corresponding $TIM1_CCMRi$ registers. $OC1REF$ is forced high ($OC1REF$ is always active high) and the OCi output is forced high or low depending on the $CC1P$ polarity bits.

For example, if $CC1P = 0$ (OCi active high) => OCi is forced high.

The $OC1REF$ signal can be forced low by writing the $OC1M$ bits to 100 in the $TIMx_CCMRx$ registers.

Nevertheless, the comparison between the $TIM1_CCRi$ shadow registers and the counter is still performed and allows the flag to be set. Interrupt requests can be sent accordingly. This is described in the output compare mode section below.

17.5.6 Output compare mode

This function is used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the capture/compare register and the counter:

- Depending on the output compare mode, the corresponding OCi output pin:
 - Keeps its level ($OC1M = 000$),
 - Is set active ($OC1M = 001$),
 - Is set inactive ($OC1M = 010$)
 - Toggles ($OC1M = 011$)
- A flag is set in the interrupt status register ($CC1IF$ bits in the $TIM1_SR1$ register).
- An interrupt is generated if the corresponding interrupt mask is set ($CC1IE$ bits in the $TIM1_IER$ register).

The output compare mode is defined by the $OCiM$ bits in the $TIM1_CCMRi$ registers. The active or inactive level polarity is defined by the $CCiP$ bits in the $TIM1_CCERi$ registers.

The $TIM1_CCRi$ registers can be programmed with or without preload registers using the $OCiPE$ bits in the $TIM1_CCMRi$ registers.

In output compare mode, the UEV has no effect on the $OCiREF$ and OCi output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse.

Procedure

1. Select the counter clock (internal, external, or prescaler).
2. Write the desired data in the $TIM1_ARR$ and $TIM1_CCRi$ registers.
3. Set the $CCiE$ bits if an interrupt request is to be generated.
4. Select the output mode as follows:
 - Write $OCiM = 011$ to toggle the OCi output pin when CNT matches $CCRi$
 - Write $OCiPE = 0$ to disable the preload register
 - Write $CCiP = 0$ to select active high polarity
 - Write $CCiE = 1$ to enable the output
5. Enable the counter by setting the CEN bit in the $TIMx_CR1$ register

The $TIM1_CCRi$ registers can be updated at any time by software to control the output waveform, provided that the preload registers are not enabled ($OCiPE = 0$). Otherwise, the $TIMx_CCRi$ shadow registers are updated only at the next UEV (see example in [Figure 66](#)).

Figure 66. Output compare mode, toggle on OC1

